This repository encompasses all aspects of Hardware ASIC design, From RTL to GDS II, including Verilog, Synth, PD and Signoff (STA, PDN, etc.)
-
Updated
Jan 6, 2025 - Ruby
This repository encompasses all aspects of Hardware ASIC design, From RTL to GDS II, including Verilog, Synth, PD and Signoff (STA, PDN, etc.)
Add a description, image, and links to the verifica topic page so that developers can more easily learn about it.
To associate your repository with the verifica topic, visit your repo's landing page and select "manage topics."