Skip to content
View erendrcnn's full-sized avatar
🎯
Focusing
🎯
Focusing

Highlights

  • Pro

Block or report erendrcnn

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
erendrcnn/README.md

Hi 👋, I'm Eren

Computer Engineering Senior Student at TOBB ETU

  • 🌱 I'm currently a student and improving myself.
  • 👨🏽‍💻 I also work as a Junior RPA Developer at ‎‎ Beko

Connect with me:

eren-durucanwebsite

Languages and Tools:

arduino bash bash bash firebase flutter git java javascript linux python numpy opencv opencv react verilog matlab

mysql

Popular repositories Loading

  1. CSI2110 CSI2110 Public

    Forked from fletchto99/CSI2110

    CSI 2110 Assignments & Work

    Java

  2. Canvas-Painting-Language-Lex-Yacc Canvas-Painting-Language-Lex-Yacc Public

    This is an interpreter for a text canvas painting language. The language is called Peakasso.

    Yacc

  3. Round-Robin-Scheduler-C-Language Round-Robin-Scheduler-C-Language Public

    This program works as a Round-Robin Scheduler that takes commands from the user and simulates the scheduler to run the tasks one by one in one unit of time.

    C

  4. 32-bit-RISC-V-Cpu-Design-Verilog 32-bit-RISC-V-Cpu-Design-Verilog Public

    This RISCV CPU Architecture is designed on the efficient and effective operation of all instructions. However, for simulation purposes, a processor that can work with 15 instructions has been desig…

    Verilog

  5. Cache-Controller-and-Branch-Prediction-Verilog Cache-Controller-and-Branch-Prediction-Verilog Public

    The main memory module implements the memory behavior with a data chunk size of 32 bytes and a 100 cycles operation delay. the cache module contains a state machine that allows 4-byte aligned read/…

    Verilog

  6. Extract-IP-Addresses-and-Dates-Python Extract-IP-Addresses-and-Dates-Python Public

    In this program, you are asked to extract IP Addresses and Dates from the server logs. However, since the existing dates have unnecessary information we want you to convert the format as well. You …

    Python