Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

feat(TopDown): add TopDown PMU Events #4122

Open
wants to merge 4 commits into
base: master
Choose a base branch
from
Open

feat(TopDown): add TopDown PMU Events #4122

wants to merge 4 commits into from

Conversation

sinceforYy
Copy link
Contributor

@sinceforYy sinceforYy commented Jan 3, 2025

This PR adds hardware synthesizable three-level categorized TopDown performance counters.
Level-1: Retiring, Frontend Bound, Bad Speculation, Backend Bound.
Level-2: Fetch Latency Bound, Fetch Bandwidth Bound, Branch Missprediction, machine clears, Core Bound, Memory Bound.
Leval-3: L1 Bound, L2 Bound, L3 Bound, Mem Bound, Store Bound.

@sinceforYy sinceforYy changed the title Feat(TopDown): add TopDown PMU Events feat(TopDown): add TopDown PMU Events Jan 3, 2025
@sinceforYy sinceforYy marked this pull request as ready for review January 6, 2025 01:43
@Ivyfeather
Copy link
Member

remember to merge the changes in submodules into their masters first

a PR in XiangShan must have all its submodules checked-out to their masters (otherwise CI would fail)

@eastonman
Copy link
Member

I don't understand. This PR does not distinguish frontend latency from bandwidth. Frontend latency is a counter that increases by 1 every time the decode bandwidth is not full. This does not make sense to me.

* commit: 90aaf5935206ff322e461c3d021436c20dd0ac85

Including:
* fix(ClockGate): avoid unused BlackBox modules (#184)
* feat(TopDown): add l3Miss IO for Top-Down
* commmit: 0f9f93515853e66b8b1480fbe3f73508b1e270cc

Including:
* fix(MSHR): always clear meta.dirty on CMO Release (#313)
* feat(MSHR): support WriteEvictOrEvict on eviction (#311)
* style(Message): more robust issue isolation (#315)
* feat(TopDown): add l2Miss IO for Top-Down
* submodule(Huancun): bump Huancun
* commit: 8bec4d029bdf985f075396e641d514d1a7a19c15

Including:
* feat(MainPipe, ResponseUnit): support WriteEvictOrEvict transaction (#30)
* submodule(coupledL2): bump coupledL2
* style: more robust issue isolation (#31)
* feat(TopDown): add l3Miss IO for Top-Down (#32)
@XiangShanRobot
Copy link

[Generated by IPC robot]
commit: 638179f

commit astar copy_and_run coremark gcc gromacs lbm linux mcf microbench milc namd povray wrf xalancbmk
638179f 1.814 0.442 2.639 1.231 2.152 2.141 2.361 0.933 1.403 1.985 3.107 2.558 2.267 3.308

master branch:

commit astar copy_and_run coremark gcc gromacs lbm linux mcf microbench milc namd povray wrf xalancbmk
dfc474e 1.814 0.442 2.639 1.231 2.152 2.141 2.361 0.933 1.406 1.985 3.107 2.558 2.267 3.308
491c16a 1.814 0.442 2.639 1.231 2.152 2.141 2.361 0.933 1.406 1.985 3.107 2.558 2.267 3.308

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

7 participants