Skip to content

Commit

Permalink
Fix linting
Browse files Browse the repository at this point in the history
  • Loading branch information
JolonB committed Apr 9, 2024
1 parent cac7275 commit 823ccf0
Showing 1 changed file with 3 additions and 3 deletions.
6 changes: 3 additions & 3 deletions hardware/README.md
Original file line number Diff line number Diff line change
Expand Up @@ -55,7 +55,7 @@ $I_{ds} = \frac{V_{dd} - V_{ds}}{R} = \frac{V_{dd} - \left(\frac{1}{R\beta} + V_

when $V_{gs} = 3.3 \text{V}$

The calculation for when $V_{gs} = 0 \text{V}$ is a bit different in that it sets an upper bound for the resistance provided by the resistor.
The calculation for when $V_{gs} = 0 \text{V}$ is a bit different in that it sets an upper bound for the resistance provided by the resistor.
You need to know the value of $I_{dss}$ for the transistor.
To simplify the explanation, this is the maximum current while the transistor is off and the value can be found on the datasheet.
Knowing this, we need to set the resistance such that $I_{R} > I_{dss}$.
Expand All @@ -73,7 +73,7 @@ Therefore, we have a requirement that $V_{ds_{n1}} - V_{dd} > V_{t_p}$.
The overall current of the circuit appears to be the lowest when the pMOS is on the edge of the cutoff region (it's probably best to give it a bit of breathing room though).

There's still a bit more work to do.
To get a rough idea of a resistance to use, look at [this graph](https://www.desmos.com/calculator/3hmn6u5ff4).
To get a rough idea of a resistance to use, look at [this graph](https://www.desmos.com/calculator/3hmn6u5ff4).
The resistance is on the x-axis and should not be greater than the point at which the red and purple lines intersect.
Past the intersection point, the pMOS is in linear/saturation.
The blue line represents the current (though multiplied by 100,000) through the left nMOS.
Expand Down Expand Up @@ -117,4 +117,4 @@ Notes:
- these are all inverting because inverting level shifters have a lower current draw.
- only one NOR gate is used for its intended function, the rest are used as inverters
- if the default Tx voltage is 0, place the NOR inverter *before* the NOR gate (as shown); if the default Tx voltage is 1, place the NOR inverter *after* the NOR gate.
- the inverter does not need to be on the Rx buffer enable pin (as shown), it could be connected to the Tx which would invert the control.
- the inverter does not need to be on the Rx buffer enable pin (as shown), it could be connected to the Tx which would invert the control.

0 comments on commit 823ccf0

Please sign in to comment.