Skip to content
View AbdallahXD69-debug's full-sized avatar

Block or report AbdallahXD69-debug

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. DSP48A1-Slice DSP48A1-Slice Public

    Spartan-6 FPGA DSP48A1 Slice

    Verilog

  2. SPI-Slave-with-Single-Port-RAM SPI-Slave-with-Single-Port-RAM Public

    The SPI Slave with Single Port RAM project demonstrates the implementation of a high-performance SPI slave interface with integrated single-port RAM. The design utilizes a finite state machine (FSM…

    Verilog