Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Wally on Genesys 2 FPGA board? #1086

Open
matsbror opened this issue Nov 12, 2024 · 2 comments
Open

Wally on Genesys 2 FPGA board? #1086

matsbror opened this issue Nov 12, 2024 · 2 comments
Labels
enhancement New feature or request

Comments

@matsbror
Copy link

Would it be difficult to set upp support for the Genesys 2 board?

@rosethompson
Copy link
Contributor

Hi Mats Brorsson. It shouldn't be too much effort to port Wally to the Genesys 2 board. I just got my hands on one of these boards last week and I am hoping to work on this later this week or next. If you are interested helping the main things which are required are as follows.

  1. New device tree to define clock speed and memory size.
  2. New pin mappings for all the I/O devices.
  3. Creating a new script to generate the Xilinx IP memory controller. I think we will be able to share the same memory controller script between the Arty A7 and the Genesys 2 board by parameterizing the memory part, size, bus width, etc.

@matsbror
Copy link
Author

matsbror commented Nov 12, 2024

Thanks @rosethompson! Unfortunately, I am currently not able to help out with this until, hopefully, in January/February.

@jordancarlin jordancarlin added the enhancement New feature or request label Nov 12, 2024
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
enhancement New feature or request
Projects
None yet
Development

No branches or pull requests

3 participants