We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
这里的答案指出“整个 or-gate 共调用了三次 inverter ,一次 and-gate ,因此 or-gate 的延迟等于 3 * inverter-delay + and-gate-delay”
但前两个非门是并联关系的,它们的延迟应该不是叠加的,所以我认为or-gate的延迟等于2* inverter-delay + and-gate-delay
同理 联系3.30的计算可能也有问题,半加器S的延迟为max(or, and+inverter)+and, C的延迟为and, 全加器S的延迟与半加器相同,C的延迟为max(or, and+inverter)+2and+or, 级联加法器的延迟为 n(全加器C的延迟)
不知道我的理解是否正确,望讨论下
The text was updated successfully, but these errors were encountered:
No branches or pull requests
这里的答案指出“整个 or-gate 共调用了三次 inverter ,一次 and-gate ,因此 or-gate 的延迟等于 3 * inverter-delay + and-gate-delay”
但前两个非门是并联关系的,它们的延迟应该不是叠加的,所以我认为or-gate的延迟等于2* inverter-delay + and-gate-delay
同理 联系3.30的计算可能也有问题,半加器S的延迟为max(or, and+inverter)+and, C的延迟为and, 全加器S的延迟与半加器相同,C的延迟为max(or, and+inverter)+2and+or, 级联加法器的延迟为 n(全加器C的延迟)
不知道我的理解是否正确,望讨论下
The text was updated successfully, but these errors were encountered: